Difference between revisions of "Feature Status"

From C256 Foenix Wiki
Jump to navigation Jump to search
Line 49: Line 49:
 
* GenX MATH: NOPs needed for divide ops.  With optimized caching and pipelining, the CPU's instructions are faster, b/c they don't need to schedule the bus.
 
* GenX MATH: NOPs needed for divide ops.  With optimized caching and pipelining, the CPU's instructions are faster, b/c they don't need to schedule the bus.
 
* FA2560K TEXT: legacy mode works so long as you don't exceed 8k each of text/attributes; new mode not fully tested, but basics are working!
 
* FA2560K TEXT: legacy mode works so long as you don't exceed 8k each of text/attributes; new mode not fully tested, but basics are working!
 +
* 68040/68060: Even with the dcache disabled, you should still configure the I/O address region(s) for "serialized" access.  Otherwise, the memory controller might re-order reads and writes on you!

Revision as of 22:03, 23 October 2025

A2560U A2560K A2560X Gen-X Gen-X2 FA2560K A2560M A2560M-Pro
Load
DRAM N/A 32-64 unstable Unusable
MMU N/A Working! N/A
Cache N/A Working! N/A
RTC Working! Working!
Ethernet N/A Working!
INT SD N/A N/A N/A N/A N/A
EXT SD Working!
ATA N/A N/A
WM8776 Working!
PSG Working!
INT SID Working! Working!
EXT SID N/A Inconsistent N/A N/A
PS2 Inconsistent Working!
MIDI Working!
UARTs Working!
MATH Needs love working*
VICKY
Text both work! Working!
Bitmap Working!
Sprites Not working
Tiles Not working
  • GenX MATH: NOPs needed for divide ops. With optimized caching and pipelining, the CPU's instructions are faster, b/c they don't need to schedule the bus.
  • FA2560K TEXT: legacy mode works so long as you don't exceed 8k each of text/attributes; new mode not fully tested, but basics are working!
  • 68040/68060: Even with the dcache disabled, you should still configure the I/O address region(s) for "serialized" access. Otherwise, the memory controller might re-order reads and writes on you!